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Abstract
Results of an intensive study by means of XRD, SEM, AFM and TEM of the
microstructure (i.e. the texture and morphology) of LPCVD silicon layers as a
function of different process parameters are described. The influence of different
deposition parameters, like partial and total pressure, doping, deposition and anneal
temperature is shown. In particular the roughness of the silicon surface is
investigated. The relation of surface roughness to the electrical properties of
dielectrics, grown on these silicon layers, is briefly discussed.
1. Introduction
The main purpose of this research is to develop a highly doped polysilicon layer
which can be used as a floating gate in non volatile memories. In our application, i.e.
the VIPMOS EEPROM
, erasing is performed by interpoly tunneling. Conflicting
demands on the interpoly dielectric exist, namely good data retention (no leakage
currents) and good tunneling characteristics. The properties of this dielectric depend
strongly on the quality of the underlying silicon layer. Good retention is obtained
when the silicon surface is smooth and the dielectric is rather thick, while good
tunneling properties are obtained when the dielectric is thin and the silicon surface is
rather rough. By using deposited instead of thermally grown dielectrics more reliable
dielectrics can be realized since defects present in the silicon are not incorporated in
the deposited layer (no silicon consumption). Thermal oxidation of silicon leads to
increasing surface roughness with sharper "tips" which lead to a larger field
enhancement.
2. Experimental
After a standard HN03 cleaning p-type wafers were thermally oxidized
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(thickness« 100 run) in dry 02 at 1100°C. Then the silicon layers were deposited by
means ofLPCVD at different temperatures (500, 550 and 625°C), total pressures (0.1
and 1 mbar) and partial pressures of silane (SiH4) (0.1, 0.5 and 1 mbar) with anneal
(at 600 or 800°C, N2 ambient) or with implantation (Phosphorus, 8*1015cm"2, 50 keV)
and additional anneal (at 600 (24 hours) or 800°C (30 min.), N2 ambient). The
VIPMOS EEPROM requires silicon layers with a thickness of±300 nm, a high dope(>1020cm3) and relatively smooth surfaces.
3. Material properties
The deposition rate is a strong function of the partial pressure of silane and the
deposition temperature, see fig. 1. As can be expected on the basis of growth
kinetics, the rate increases with increasing temperature and partial pressure of silane.
The texture and morphology of the silicon films also strongly depend on the
deposition temperature and pressures. From XRD measurements the texture
(preferred crystallographic orientation) has been determined. Silicon layers grown at
625°C developed a (110) texture, which is as expected . Deposition at 550°C and
500°C with all investigated pressures resulted in amorphous silicon layers. After an
annealing step, the amorphous layers recrystallized and developed a (111) texture.
During annealing at 600°C or 800°C the (111) texture developed more strongly when
the layers were initially deposited at higher partial pressures of silane.
The surface of the silicon layers has been analyzed by means of SEM and AFM
measurements. In fig. 2 two typical SEM pictures are shown of the Si surfaces, in
which important differences become visible. Deposition at 625°C results in a rough
surface (fig. 2b), which consists of relatively small grains (typical 100 nm 0).
Deposition at 550°C with implantation and additional anneal at 800°C results in a
smooth surface (fig. 2a), where vaguely larger grains (0=300 nm) can be
distinguished. This layer seems to fulfil the requirements for a smooth floating gate
material.
With the atomic force microscope (AFM) the surface roughness was quantitatively
measured. In fig. 3 AFM pictures of the same layers as fig. 2 are shown. In order to
learn more about its proper interpretation, bright and dark field TEM measurements
were performed on these films. From these it appeared that the large structures in fig.
3a are large crystals with different orientations. The crystallite sizes, measured with
TEM coincide with those of fig. 3a (»300 nm) and b («100 nm) and those obtained
by SEM. Typical values for the standard deviation RMS, and the average roughness
Ra, are: RMS=0.9 nm, Ra=0.75 nm for the flat film and RMS=7.36 nm, 1^=5.75 nm
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for the rough film. In fig. 4 the AFM measurement results of all investigated films
are summarized. The silicon layers deposited at 550°C show the lowest surface
roughness, while silicon layers deposited at 625°C show the highest surface
roughness. Annealing at 600 and 800°C yield similar results.
Annealing ofnon-implantedpolycrystalline layers did not change the microstructure.
However, annealing of implanted silicon layers resulted in a slightly decreased
surface roughness for both the originally as-deposited poly- and amorphous silicon
films. Increasing partial pressure during deposition, accompanied by smaller
deposition times, resulted in slightly increasing surface roughness. This can be
explained by the lower adatom mobility during deposition at higher pressures .
4. Electrical properties and simulations
Previous research4 has shown a correlation between the silicon surface roughness
and the electrical properties of the deposited dielectrics on these layers. A rougher
silicon surface leads to higher current densities at lower applied voltages and also
higher current densities at dielectric breakdown, dependent on the shape of the grains
at the surface (asperities). In fig. 5 simulation results are shown of the electric field
enhancement as a function of the lateral and vertical asperity dimensions. Smaller
lateral dimensions of the asperities yield more edges at the Si surface. This leads to
an enhanced local field and thus higher leakage current densities. Logically this
effect also occurs at higher vertical dimensions of the asperities.
5. Discussion and Conclusion
Very flat silicon surfaces and acceptable deposition rates have been obtained for
LPCVD polysilicon layers for application as floating gate material in non volatile
memories. The influence of different process parameters on the silicon
microstructure, in particular the texture and the surface roughness, has been studied.
The flattest surface (R^O.75 nm; RMS=0.9 nm) is obtained for silicon films
deposited at 550°C and Ptotai=Ppartiai=0-l mbar (amorphous after deposition), followed
by implantation and additional high temperature anneal (800°C, N2 ambient)
resulting in a polycrystalline silicon layer with a (111) texture. The crystal size of
this film is approximately 300 run.
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